Abstract-This work presents an integrated system-on-chip (SoC) that forms the core of a long-term, fully implantable, battery assisted, passive continuous glucose monitor.
I. INTRODUCTION
Currently, an estimated 400 million individuals worldwide have been diagnosed with diabetes. A leading cause of death and disability throughout the world, this disease is expected to reach epidemic levels in the next few decades [1] . Management of this condition centers on maintenance of blood glucose levels within a certain range though the frequent blood sampling and administration of insulin injections. Continuous glucose monitoring (CGM) can help early diagnosis and effective control of diabetes complications.
Enzyme-based finger-pricking measurement is most widely used. However, blood glucose levels can change rapidly (0.125 mM/min) leading to missed detection of hypoglycemic and hyperglycemic events. Moreover, the procedure is invasive and may cause infection. Another measurement approach is the use of noninvasive nearinfrared spectroscopy [2] . This method analyzes the light scattering or transmission spectrum in the fingertip to infer metabolic concentration, but is susceptible to optical interference and poor specificity and is therefore not sufficient for clinical use. Electrochemical sensing of glucose in body fluids such as tears, or sweat offers the most accurate reading as it is immune to optical and other metabolite interferences and can be used in a noninvasive manner [3] . However, due to the poor correlation between tear and sweat with blood glucose and the presence of a significant event propagation delay, these approaches are not clinically useful. A better approach would be the measurement of glucose in body interstitial fluids found beneath the skin for instance. whereas implantable passive systems rely on rectified voltage recovered from an RF carrier field to transiently power sensing and communication, thereby lacking continuous monitoring capabilities in the absence of the RFID reader. Battery assisted passive sensing offers the best of both active and passive paradigms. It allows for small footprint fully implantable sensors that can be powered using conventional NFC fields and have a small on board rechargeable battery that enables continued sensing. This work presents an integrated system-on-chip (SoC) that forms the core of a long-term, fully implantable, battery assisted, passive continuous glucose monitor (Fig. 1 ). It uses a 13.56 MHz, Industrial Scientific and Medical band (ISM) RF signal to harvest energy and communicate data to an interrogating reader. Harvested energy is stored in an off chip printable battery for use in absence of the RF field. The monitor includes an off-chip amperometric electrochemical glucose sensor, ferrite antenna, printable battery, and SoC. Section II describes the proposed architecture whereas implementation is provided in section III. Transistor level simulations are presented in section IV, and finally conclusions in section V.
II. SYSTEM LEVEL ARCHITECTURE frequency discriminator based analog to digital converter (ADC). During wireless transmission, two coupled coils are used, the reader's coil and the SoC connected ferrite antenna. NFC front end rectifies harvested RF energy providing an unregulated supply (Vrec) to the power management unit. It is also responsible for communication with the reader via load modulation. Power management unit generates two regulated, 0.4V (digital) and 0.9V (analog) supplies. When an interrogating field is present, Vrec is supplied by rectification circuitry. The regulated digital output powers the digital core and recharges the off-chip battery and on-chip storage capacitor. Once the RF field is removed, Vrec is supplied by the battery and storage cap. The digital partition includes control and calibration circuits, decodes incoming commands and manages system operation.
III. IMPLEMENTATION

A. Amperometric Sensor Front-End and ADC
The amperometric sensor used has an active area of 0.1 mm2 and sensitivity of 0.05 μA·mm−2 · mM−1 for clinically relevant glucose concentrations (0 -30 mM). It has three electrodes, working, reference, and counter electrodes (WE, RE, and CE, respectively, Fig. 3 ). When a constant voltage is applied between (WE) and (RE) (250 mV in this work) by the potentiostat, a current proportional to interstitial glucose concentration is produced. For RE to ideally draw zero current and track the applied voltage, the amplifiers A1 and A2 require large gain. This is achieved using folded cascaded topology with device stacking and rail-to-rail input/output stages to drive the large double layer capacitor of CE and WE. The output current is converted to voltage via the I-to-V converter. The front-end can resolve a current range of 1 nA to 1µA with an Integrated input referred noise voltage of 20 µVrms in the measurement band of 1 -25 Hz. Input referred DC offset is 1.6 nV. A 1st order, digital, none feedback, ΣΔ frequency Discriminator (ΣΔFDC) is used to implement the ADC [4] . It processes a frequency modulated (FM) input signal to produce a single bit output stream. A schematic of the ΣΔFDC is shown in Fig.4 . It consists of a voltage controlled oscillator (VCO), two D flip flops and one XOR gate. Decimation of ΣΔFDC output is implemented using CIC filter to generate a 10 bit code word. Fig. 5 illustrates the proposed power management unit used in this work. It is a switched mode single inductor, dual output regulator. Two error signals V ERR1 and V ERR2 are generated from the regulated output voltages V OUT1 (digital) and V OUT2 (analog) respectively [5] . The signals V ERR1 and V ERR2 are compared using the comparator (Comp). The higher of the two signals is then passed through the 'signal select' block to the PID controller. Instead of using a conventional pulse width (PWM) or pulse code (PCM) modulator to drive the power stage, a 2 nd order ΣΔ modulator ( programmability, and high tolerance to mismatch and process variations. Blocks D1 and D2 digitize the output voltages V OUT1 and V OUT2 using 1 st order ΣΔFDCs similar to the one used to digitize the sensor's output. To generate the error signals V ERR1 and V ERR2 , the digital representation of V OUT1 and V OUT2 is subtracted from the digitized reference voltages V REF1 and V REF2 respectively. To reduce the switching ripple generated by the regulator and generate a stable analog supply for the amperometric sensor, an LDO is used in series with the V OUT2. This arrangement allows for maximum power efficiency and very low supply line ripple needed for accurate reference generation and sensor readout. Inductor (L) is realized using on chip top metal spiral windings.
B. Power Management
C. NFC Front End
An ASK demodulation circuit (Fig. 7b) composed of a rectifier, diode based envelope detector, low pass filter and comparator with an average signal driven threshold is used to read the interrogator's commands. Fig. 7a shows the clock extraction circuit used to extract a 13.56-MHz clock from the carrier. It is composed of a high bandwidth differential comparator followed by inverters. Extracted clock is used to generate remaining system clocks in the digital partition. A 40mV minimum antenna output signal is needed to for successful extraction. Load shift key (LSK) is used to generate remaining system clocks in the digital partition. A 40mV minimum antenna output signal is needed to for successful extraction. Load shift key (LSK) is used to transmit data back to the reader by varying the load impedance of the passive wireless link.
IV. SIMULATION RESULTS
The SoC was designed in 14nm bulk CMOS process and validated through simulations. Target specifications for the integrated power management unit are a total output current of 1 mA while charging the battery and operating the sensor and NFC front ends simultaneously, down to 15 µA while running off battery power alone. Output switching ripple must remain below 20 mV and 10 µV for digital and analog regulated supplies respectively. Fig. 8 demonstrates load regulation test in presence of the RF field. The two output voltages, V out1 and V out2 , are regulated to 0.4 V and 0.9 V respectively. At t = 100µs, Total output current (I L ) is ramped up from 15 µA to 28 µA and back down at t = 250µs, both outputs settle back to nominal values in 12 µs. Fig. 9a demonstrates the measured sensor only transfer characteristics and simulated post layout VCO sensitivity.
The simulated results of a continuous glucose flow test are shown in Fig. 10 . The SoC layout is provided in Fig. 11 . Key metrics are summarized in Table 1 . 
V. CONCLUSION
This work presented an integrated system-on-chip (SoC) that forms the core of a long-term, fully implantable, battery assisted, passive continuous glucose monitor. It integrates an amperometric glucose sensor interface, a near field communication (NFC) wireless front-end and a fully digital switched mode power management unit for supply regulation and on board battery charging. It uses 13.56 MHz (ISM) band to harvest energy and backscatter data to an NFC reader. System was implemented in 14nm CMOS technology and validated with post layout simulations.
